Fpgas Devices
Mostrando 1-12 de 12 artigos, teses e dissertações.
-
1. New techniques for improving the performance of the lockstep architecture for SEEs mitigation in FPGA embedded processors
The growing availability of embedded processors inside FPGAs provides unprecedented flexibility for system designers. The use of such devices for space or mission critical applications, however, is being delayed by the lack of effective low cost techniques to mitigate radiation induced errors. In this paper a non invasive approach for the implementation of f
Publicado em: 2011
-
2. LALP: a language for parallelism of loops exploitation in reconfigurable computing / LALP: uma linguagem para exploração do paralelismo de loops em computação reconfigurável
Reconfigurable computing is becoming increasingly important in embedded and high-performance computing systems. It allows performance levels close to the ones obtained with Application-Specific Integrated circuits (ASIC), while still keeping design and implementation flexibility. However, to efficiently program devices, one needs the expertise of hardware de
Publicado em: 2010
-
3. Automatic VHDL generation for solving rotation and scale-invariant template matching in FPGA. / Geração automática de módulos VHDL para localização de padrões invariante a escala e rotação em FPGA.
Template matching is a classical problem in computer vision. It consists in detecting the presence of a given template in a digital image. This task becomes considerably more complex with the invariance to rotation, scale, translation, brightness and contrast (RSTBC). A novel RSTBC-invariant robust template matching algorithm named Ciratefi was recently prop
Publicado em: 2009
-
4. Acionamento de elemento ceramicos de tansdutores de ultra-som : circuitos de controle, de transmissão e de recpção / Ultrasound ceramic transducer arrays : control, transmission and reception circuits
Os equipamentos de imagem por ultra-som associam diferentes técnicas e provêm informações não só das estruturas anatômicas como também do estado funcional dos diversos sistemas, em tempo real, com excelente qualidade de imagem. Isto se deve ao desenvolvimento de transdutores cada vez mais aprimorados e, ainda, da utilização de eletrônica digital,
Publicado em: 2009
-
5. Particionamento Temporal Acoplado a Escolha de Componentes para AplicaÃÃes de ComputaÃÃo ReconfigurÃvel
Publicado em: 2008
-
6. Aquarius II â Uma plataforma para desenvolvimento de sistemas dinamicamente reconfigurÃveis baseada no sistema operacional uCLinux
The programmable logic devices, FPGAs (Field Programmable Gate Arrays) have been used for a long time as tools for digital circuits prototyping. However, this reality has changed since the computational power of these devices increased and cost decreased. Besides, the FPGAs in use nowadays consume less energy than a conventional CPU to do the same work. Anot
Publicado em: 2007
-
7. Arquitetura para extração de características invariantes em imagens binárias utilizando dispositivos de lógica programável complexa / Architectures for the extraction of invariant characteristics from binary images using logic programmable devices
A challenge for digital systems designers is to meet the balance between speed and flexibility was always. FPGAs and CPLDs where used as glue logic, reducing the number of components in a system. The use of programmable logic (CPLDs and FPGAs) as an alternative to microcontrollers and microprocessors is a real issue. Moments of the intensity function of a gr
Publicado em: 2006
-
8. Uma metodologia de projetos para circuitos com reconfiguração dinâmica de hardware aplicada a support vector machines. / A design methodology for circuits with dynamic reconfiguration of hardware applied to support vector machines.
Systems based on general-purpose processors are characterized by a flexibility to design changes, although with a computational performance below those based on optimized dedicated circuits. The implementation of algorithms in reconfigurable devices, known as Field Programmable Gate Arrays, FPGAs, offers a solution with a trade-off between the processors fle
Publicado em: 2006
-
9. Uma metodologia para depuraÃÃo de hardware, usando a ferramenta de CAD chipscope pro
The present work proposes a low cost approach for digital systems projects debug in FPGAs. This approach offers an ambient for projects debug based in FPGAs. The approach uses the pattern JTAG to do the readback of the simulation result signs of the user s project. The Signs visualization is made through the ambient ChipScope Pro of XilinxÂ. However is no
Publicado em: 2006
-
10. Implementação de codificador LDPC para um sistema de TV digital usando ferramentas de prototipagem rapida / Implementation of an LDPC encoder for a digital TV system using rapid protoyping tools
This work presents the several phases in the implementation of an LDPC encoder for a digital television system, developed using innovative technologies for rapid prototyping on Field Programmable Gate Array devices - FPGAs. The implemented encoder was based on an eIRA - extended Irregular Repeat Accumulate - LDPC code with codeword-Iength equal to 9792 bits
Publicado em: 2006
-
11. Dynamic and remote reconfiguration of FPGAs. / Reconfigurabilidade dinâmica e remota de FPGAs.
In this work it was studied several architectures of FPGAs devices available in the market, seeking the use of this technology in architectures of reconfigurable computing. It was specifically researched resources and techniques of dynamic reconfiguration of these devices. The possibility of reconfigure the hardware dynamically creates countless expectations
Publicado em: 2002
-
12. A systolic architecture to solving linear systems implemented with FPGAs devices. / Uma arquitetura sistólica para solução de sistemas lineares implementada com circuitos FPGAs.
Neste trabalho de mestrado foi desenvolvido o projeto de uma máquina paralela dedicada para solução de sistemas de equações lineares. Este é um problema presente em uma grande variedade de aplicações científicas e de engenharia e cuja solução torna-se uma tarefa computacionalmente intensiva , a medida em que o número de incógnitas aumenta. Imple
Publicado em: 1998